



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/801,088	03/15/2004	Hiroyuki Shimada	9319S-000655	9497
27572	7590	02/22/2005	EXAMINER	
HARNESS, DICKEY & PIERCE, P.L.C. P.O. BOX 828 BLOOMFIELD HILLS, MI 48303			PHAM, HOAI V	
			ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 02/22/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/801,088

Applicant(s)

SHIMADA, HIROYUKI

Examiner

Hoai v. Pham

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 29 December 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-14 is/are pending in the application.
- 4a) Of the above claim(s) 11 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-10 and 12-14 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 15 March 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
- 1) ☒ Certified copies of the priority documents have been received.
 - 2) ☐ Certified copies of the priority documents have been received in Application No. _____.
 - 3) ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>3/15/04</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Election/Restrictions

1. Applicant's election with traverse of claims 1-10 and 12-14 in the reply filed on 11/29/2004 is acknowledged. The traversal is on the ground(s) that an undue burden would not be placed upon the Examiner by maintaining all groups in a single application. This is not found persuasive because

a) The above two different classifications show the need for two entirely different fields of a search.

b) The inventions are in different statutory classes which have different case law basis for examination.

c) Non-restriction would mean that if one of the inventions were held to be unpatentable then the other would also be inherently held to be unpatentable.

Therefore, restriction is proper since there are apparently two different inventive concepts in making the device and in the device itself.

The requirement is still deemed proper and is therefore made FINAL.

Specification

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1, 2, and 12-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Ra [U.S. Pat. 5,879,978].

With respect to claim 1, Ra (fig. 3, col. 3) discloses a semiconductor device comprising:

- a semiconductor layer (21);
- a source region (29) formed in the semiconductor layer (21);
- a drain region (29) formed in the semiconductor layer (21);
- a channel region formed between the source region (29) and the drain region (29) in the semiconductor layer(21) ;
- a gate insulating layer (23) formed above the channel region; and
- a gate electrode (26) formed above the gate insulating layer (23),

wherein a boundary between the gate insulating layer (23) and the channel region is a wave-like pattern of a gradual slope.

With respect to claim 2, Ra (fig. 3, col. 3) discloses a semiconductor device comprising:

- a semiconductor layer (21);

Art Unit: 2814

a source region (29) formed in the semiconductor layer (21);
a drain region (29) formed in the semiconductor layer (21);
a channel region formed between the source region (29) and the drain region (29) in the semiconductor layer (21);
a gate insulating layer (23) formed above the channel region; and
a gate electrode (26) formed above the gate insulating layer (23),
wherein a boundary between the gate insulating layer and the channel region is a wave-like pattern without any corners.

With respect to claim 12, Ra (fig. 3, col. 3) discloses a semiconductor device comprising:

a semiconductor layer (21);
a source region (29) formed in the semiconductor layer (21);
a drain region (29) formed in the semiconductor layer (21);
a channel region formed between the source region (29) and the drain region (29) in the semiconductor layer (21);
a gate insulating layer (23) formed above the channel region; and
a gate electrode (26) formed above the gate insulating layer (23),
wherein a boundary between the gate insulating layer and the channel region undulates.

With respect to claim 13, Ra discloses the boundary undulates in a sinusoidal pattern (see fig. 3).

With respect to claim 14, Ra discloses the boundary undulates in a curving pattern (see fig. 3).

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 3-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ra [U.S. Pat. 5,879,978].

Ra discloses all the limitations as claimed above except a pitch between a top of the wave-like pattern and an adjacent bottom of the wave-like pattern in the boundary is less than or equal to 50 nm. However, the pitch range would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen dimensions or

Art Unit: 2814

upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

7. Claims 1-10 and 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ker et al. [U.S. Pat. 6,750,515] in view of Ra [U.S. Pat. 5,879,978].

With respect to claims 1, 2, and 12-14, Ker et al. (fig. 3, cols. 4-5) discloses a semiconductor device comprising:

- a semiconductor layer (106);
- a source region (112) formed in the semiconductor layer (106);
- a drain region (142) formed in the semiconductor layer (106);
- a channel region formed between the source region (112) and the drain region (142) in the semiconductor layer (106) ;
- a gate insulating layer (122) formed above the channel region; and
- a gate electrode (124) formed above the gate insulating layer (122).

Ker et al. fails to disclose that a boundary between the gate insulating layer (122) and the channel region is a wave-like pattern of a gradual slope (or without any corners or undulates in a sinusoidal pattern or undulates in a curving pattern). However, Ra discloses that a boundary between the gate insulating layer (23) and the channel region is a wave-like pattern of a gradual slope (or without any corners or undulates) (see fig. 3, col. 3, lines 51-53). Therefore, it would have been obvious to one ordinary skill in the art to modify the boundary between the gate insulating layer and the channel region is a

Art Unit: 2814

wave-like pattern of a gradual slope (or without any corners or undulates in a sinusoidal pattern or undulates in a curving pattern) as taught by Ra into the device of Ker et al. in order to prevent short channel effect (see col. 4, lines 37-38).

With respect to claims 3-4, Ker et al. in view of Ra discloses all the limitations as claimed above except a pitch between a top of the wave-like pattern and an adjacent bottom of the wave-like pattern in the boundary is less than or equal to 50 nm.

However, the pitch range would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955).

Furthermore, the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

With respect to claims 5-8, Ker et al. discloses that a part of an upper surface of the source/drain region is flat (see fig. 3).

With respect to claims 9-10, Ker et al. discloses that the semiconductor layer (106) is formed above a support substrate (100) with an insulating layer (102) therebetween (see fig. 3 and col. 4, lines 17-23).

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hoai V. Pham whose telephone number is 571-272-1715. The examiner can normally be reached on M-F.
9. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.
10. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


**HOAI PHAM
PRIMARY EXAMINER**